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Abstract—This paper proposes a three-phase solar inverter
with integrated boost function. The circuit operating principle is
based on current unfolding and injection method. This approach
requires only two high frequency switches for the boost function
as well as shaping its output currents, thus leading to a significant
reduction in switching losses. Other switches only operate at line
frequency to unfold the output currents to sinusoidal three-phase
currents, and thus can be optimized to reduce conduction losses.
The proposed inverter therefore could deliver high efficiency.
This paper discusses the basic operating principle and control
method for the inverter. The paper proposes an active damping
method to overcome intrinsic oscillation due to overlapping time
in switching operation. It also shows that the inverter is capable
of supplying reactive power up to a limit of 0.866 power factor.
Stable operation of the proposed inverter is confirmed by both
simulation and experiment.
Index Terms—three-phase inverter, current unfolding, oscilla-
tion, active damping
I. INTRODUCTION
Solar or Photovoltaic (PV) energy is becoming more com-
petitive due to continuous drop in PV panel production cost.
To reduce loss on transmission lines, PV generation can take
advantages of three-phase grid connection. Thus, research
related to three-phase PV inverters is a focus. For examples,
additional boost stage is needed to increase effectiveness of
a conventional three-phase PV inverter [1]– [3]. Advanced
modulation methods were introduced in [4], [5] to reduce
switching loss in three-phase inverters. References [5]– [7]
discussed current unfolding and harmonic injection methods
to improve the performance of grid-connected three-phase
inverters. Other researches applied multilevel approach to
reduce voltage stress on high frequency switching devices [8]–
[11].
This paper proposes a three-phase inverter with integrated
boost function as shown in Fig. 1. The proposed inverter
employs 14 switches in total, however, only two of them are
operated at high frequency. The remaining 12 switches operate
at low frequency and thus have negligible switching losses.
These low-frequency switches can be selected to optimise







































Fig. 1. Circuit configuration of the proposed three-phase solar inverter.
can reduce both switching and conduction losses. Considering
its integrated boost function, the inverter can achieve high
efficiency.
The proposed inverter consists of two parts: a boosting
stage which controls two output dc currents and a current
unfolding stage which acts like a current-source inverter. This
configuration has a similar operating principle compared to a
SWISS rectifier [7], but it converts electrical power from dc
to three-phase ac.
Similar to other current-source inverters, the switching
patterns for the proposed inverter must incorporate overlapping
time to avoid open circuit conditions. This paper demonstrates
that the overlapping causes unwanted fluctuation at the output.
Therefore, this type of inverter has to deal with oscillation
problem unlike the SWISS rectifier where this effect is not
as severe thanks to uncontrolled rectifier bridge. In order
to suppress oscillation, active damping method using current
feedback control was proposed for dc to dc converter [12].
This paper proposes that existing voltage sensors at the output
can be used to suppress the oscillation via voltage feedback
and changing the duty cycle at the boosting stage.
Due to new regulation in grid-connected inverters which
requires the inverters to be capable of providing reactive power
to the grid. This paper proves that the proposed three-phase
inverter can deliver that requirement and provide power factor
within a reasonable range between 0.866 to 1.
The operation of the proposed method is studied via a scaled
down 20-kVA model, connecting a PV to a 400-V three-
phase transformer before joining a 6.6-kV grid. Simulation
results verify stable operation of the inverter as well as the
capability of non-unitary power factor operation. In addition,
a mini laboratory prototype operating in off-grid mode is built
to confirm the feasibility of the inverter in both unitary and
non-unitary power factor operations.
II. CIRCUIT CONFIGURATION
Fig. 1 shows a circuit diagram of the proposed three-phase
solar inverter. A PV panel is connected to the positive and
negative terminals of the inverter via two dc inductors Ldc
to reduce common mode noise. The two dc inductors are
then connected to two boost converters which control the
input current idc and achieve maximum power point tracking
(MPPT) for the PV operation at VPV. The inverter requires
only two high frequency switches S1, S2 and two diodes D1,
D2 to control three currents: i+ at the positive terminal, in
at the neutral point, and i− at the negative terminal. Then,
it employs 12 switches S3 ∼ S14 to unfold those currents
to form three-phase currents iu, iv, iw. Those switches only
operate at low frequency and thus have negligible switching
loss. Since the circuit operates as a current-source inverter with
pulsating output currents, a three-phase filter capacitor Cf is
needed at the output terminals. Due to the pulsating output
currents, there will be small switching ripples remaining at the
filter capacitors. Therefore, before connecting to a three-phase
grid, a small three-phase filter inductor Lf can be applied to
minimize ripple effect on sinusoidal grid.
III. OPERATING PRINCIPLES
A. Low-frequency switches












where Vo is the rms phase voltage and ω is the angular
frequency.
The first principle of the proposed three-phase inverter is
to fold the three-phase voltages vu, vv and vw at the output
to match the terminal voltages v+, vn, and v− from the
positive, neutral, and negative terminals respectively. Thus,
the switching patterns of S3 ∼ S14 are determined by the
varying comparative relations of the instantaneous values of
the phase voltages vu, vv, vw. First, the switches S9 ∼ S14
are operated as a synchronous rectifier to enable reversed
current flow from the positive and negative terminals to any
two phases which have the highest and lowest voltages. On
the other hand, the switches S3 ∼ S8 connect the neutral
terminal to the remaining phase. For this reason, the proposed
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Fig. 2. Voltage folding principle of the proposed three-phase inverter. Voltages
are displayed as per unit compared to base value Vo.
TABLE I
THEORETICAL MODULATION OF THE LOW-FREQUENCY SWITCHES.
`````````Switches
Sectors I II III IV V VI
S3, S4 0 1 0 0 1 0
S5, S6 1 0 0 1 0 0
S7, S8 0 0 1 0 0 1
S9 1 0 0 0 0 1
S10 0 0 1 1 0 0
S11 0 1 1 0 0 0
S12 0 0 0 0 1 1
S13 0 0 0 1 1 0
S14 1 1 0 0 0 0
of 60◦ according to its rotating phase angle ωt. These sectors
determine the switching sequences for S3 ∼ S14 as shown in
Table I, where ‘1’ and ‘0’ indicate ‘ON’ and ‘OFF’ conditions
of the switching devices respectively. It should be noted that
the bidirectional switches S3 ∼ S8 are operated at double the
line frequency, e.g. 100 Hz, because they turn on twice during
a cycle, while S9 ∼ S14 only switch at line frequency, e.g. 50
Hz, as they only turn on once.
For examples, sector I is defined for the case when vu >
vv > vw. Here, phase u is always positive and thus, is
connected to the positive terminal v+ via switch S9, making
v+ = vu. On the other hand, phase w is always negative and is
connected to the negative terminal v− via switch S14, and thus
v− = vw. The remaining phase v can have either positive or
negative voltage, so it is connected to the neutral terminal vn
via switches S5 and S6 which can enable bidirectional current
flow. As a result, vn = vv.
Fig. 2 illustrates how the sectors are allocated as well as
how the terminal voltages look like. Notice that all voltages
are normalized to a common base of Vo. It is also noted that
v+ at the positive terminal always takes positive value while
v− at the negative terminal remains negative all the time
v+ > 0, (4)
v− < 0. (5)
The neutral terminal can take either positive or negative values
but it should meet the following condition
v+ + v− + vn = vu + vv + vw = 0 (6)
in a balanced three-phase system. It is also noticed that
v+ > vn > v−. (7)
which is an important condition to implement the two boost
converters because the output voltages of those must be
positive.
The differences in terminal voltages
v+− = v+ − v− (8)
v+n = v+ − vn (9)
vn− = vn − v− (10)
determine the stress level on switching devices and indicate a
selection guide for the switches. For examples, the maximum
value of v+− applies on S9 ∼ S14, while the maximum value
of v+n and vn− apply on S1, D1 and S2, D2 as well as
S3 ∼ S8 accordingly. Also, the output of the boosting stages
v+− must always be higher than the input voltage from the
PV panel, i.e. min(v+−) > VPV. Therefore, the operating






Vo ≈ 2.12Vo. (11)
B. High-frequency switches
The proposed three-phase inverter operates as a current
source inverter with an unfolding operation determined by
the aforementioned six operating sectors in Table I. Fig. 3
further explains how the current unfolding operation is realized
with the low frequency switches in section I. Considering the
dc side as current sources which actually generate pulsating





−. It can be seen that the phase currents in sector I is










The relationship from (12) ∼ (14) mean that the desired
output currents can be used to extract the reference values


















Fig. 3. Equivalent circuit of the proposed three-phase solar inverter for


















sector I sector II sector III sector IV sector V sector VI
0◦ 60◦ 120◦ 180◦ 240◦ 300◦ 360◦
ωt
Fig. 4. Creating sinusoidal three-phase currents iu, iv, iw by unfolding i+,
i−, in via low-frequency switching sequences.
unfolding scheme for the remaining sectors, the full references
for terminal currents at the dc side can be achieved.
Fig. 4 illustrates how a balanced three-phase currents de-
termines the corresponding references for the current sources.
Notice that i∗+ is always positive and i
∗
− always takes negative
value. The remaining neutral current in can take either positive
or negative value depending on the phase condition and the
operating power factor. Its value is automatically determined
by Kirchhoff’s current law
in = −i+ − i− (15)
and thus, it is only needed to control i+ and i− by adjusting










































Fig. 5. Commutation transition in switching operation from sector I to sector
II.
achieve three sinusoidal outputs. However, the condition to
keep i+ positive and i− negative all the time is that the power
angle must stay between −30◦ and +30◦ as seen in Fig. 4,
thus the adjustable power factor of the inverter must be higher
than cos 30◦ = 0.866. Nevertheless, this limit is more than
adequate to future operation of grid-connected PV inverters
according to the Medium-Voltage Guidelines of the German
Federal Association of the Energy and Water Industry.
C. Commutation transition in low-frequency switching opera-
tion
Since the low-frequency part of the proposed topology oper-
ates as a current source inverter, it requires filter capacitors and
the modulation needs overlap transition instead of blanking
time. Fig. 5 shows the transition when changing from sector
I to sector II. It can be seen that the positive and neutral
terminals are shorted during the transition because of two
temporary paths created by switches S3, S4, S9 and S5, S6,
S11.
Ideally, this occurs exactly at ωt = π/3 when vu = vw,
thus v+n = 0, i.e. there should not be any short-circuit
problem. However, the overlap time is not zero in practice
due to limitation in switching speed as well as difficulty
in synchronization of the ON/OFF timing. Therefore, the
transition starts before and ends after ωt = π/3 as shown in
Fig. 6. When the short circuit occurs, the voltage difference at
the output is quickly reduced to zero. As a result, the current
at the positive terminal i+ experiences a temporary glitch due
to the short circuit. After the transition, the difference will
appear again and thus cause oscillation in both output voltage
and current waveforms because of resonance between output
filter capacitors and equivalent circuit inductors.
D. Active damping
The aforementioned oscillation at the output due to current
unfolding transition will cause distortion as well as increased
THD. This paper proposes an active damping method to reduce
the unwanted effect.
Considering the boost converter at the input, a normal
switching operation yields























Fig. 7. Boost converter equipped with active damping resistor.
where D represents the ‘ON’ duty cycle of active switch
in a boost converter circuit. If the output is connected to a
capacitor, resonant oscillation will occur at certain operating
conditions.
Fig. 7 illustrates a boost converter equipped with a parallel
resistor R at the output. The output current becomes
i′out = iout − iR, (17)
and thus,




This resistor R acts as a damping factor to suppress oscillation
in the boost converter. However, real resistor will consumes
power and thus increases power loss. Therefore, the duty cycle




= D − vout
iinR
, (19)
to provide active damping without implementing real resistor.
Unfortunately, this form will cause unwanted output current
reduction which leads to distortion from sinusoidal reference.
Thus, we only consider deviation from target value to suppress
the unwanted oscillation. Equation (19) is therefore adjusted
to be





This new duty cycle provides active damping at the output








































Fig. 8. Control block diagram of the three-phase solar inverter for operation
in sector I.
E. Control method
Applying Kirchoff’s voltage law at the dc side yields
VPV − 2vL = vL+ − vL−, (21)
where vL+ and vL− are the voltages at the output of the upper
and lower dc inductors, respectively. At sector I, boosting
operation at the positive terminal yields
vL+ = D+vuv (22)
iu = i+ = D+idc. (23)
Similarly at the negative terminal, we have
vL− = D−vvw (24)
iw = i− = −D−idc. (25)
Notice the negative sign in the current equation coming from
the fact that i− always takes negative value while idc is defined














Therefore, the inductor voltage can be determined using feed-
back control of idc as follows
v∗L = K(i
∗
dc − idc). (29)
The proposed inverter can be operated following the rela-
tions expressed by (26), (27), and (29). The control method
for sector I is summarized in Fig. 8 where active damping
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Fig. 9. Simulation waveforms of the proposed three-phase inverter under
unitary power factor.
TABLE II
CIRCUIT PARAMETERS USED IN SIMULATION
Symbol Meaning Value
Vo output phase rms voltage 220 V
Io output rms current 28.3 A
VPV MPPT voltage of PV 300 V
f line frequency 50 Hz
fsw switching frequency 20 kHz
Ldc dc inductor 0.5 mH
Lf ac filter inductor 0.2 mH
Cf ac filter capacitor 10 µF
tc commutation transition duration 100 µs
IV. SIMULATION RESULTS
Circuit simulation was carried out to test the performance
of the proposed inverter. The simulated circuit parameters are
shown in Table II. The system is designed to operate at 20 kVA
where the MPPT voltage of PV reaches around 300 V. The line
frequency is set at 50 Hz, while the switching frequency of S1,
S2 is set at 20 kHz to avoid acoustic noise. The dc inductors
are chosen as 0.5 mH to limit the ripple at the PV input
to less than 10% at rated power. The output filters suppress
the output current THD to less than 5% at rated condition.
The overlap time for commutation in low-frequency switching
operation is set to be 100 µs in the simulation to demonstrate









































0 10 20 30 40
Fig. 10. Simulation waveforms of the proposed three-phase inverter under
0.866 power factor lagging.
Fig. 9 show the simulated operation of the inverter under
unitary power factor. The dc input current Idc is controlled to
be constant at 66.6 A when the MPPT voltage is VPV =300 V
so that the output power reaches 20 kW. The output voltages
and currents have a peak of 310 V and 40 A, respectively. It
can be seen that the average currents in i+, in, and i− are
not ideal due to overlapping time implementation in switches
S3 ∼ S14. Due to the glitches, the output currents iu, iv,
iw contains oscillating component that comes from resonance
between the output filter capacitors and equivalent circuit
inductors. To deal with this oscillation, the duty cycles D+ and
D− are adjusted with the proposed active damping method.
As a result, the distortion caused by the overlapping time
is minimized. This proves the effectiveness of the proposed
active damping control.
Fig. 10 show the simulated operation of the inverter under
0.866 power factor lagging, where the phase currents lag
the corresponding voltages by 30◦. The phase currents are
controlled to maintain the 40-A peak and keep the apparent
power constant at 20-kVA. Consequently, the dc input current
Idc is adjusted lower to 57.7 A because the active power is
reduced. The limit of controllable power factor can be seen in
the average currents of i+ and i− where their minimal values
reach 0 at times. Consequently, the duty cycles D+ and D−
are adjusted to be around 0 to output zero currents. Since
duty cycles cannot be negative, the power factor reaches its
limitation here at 0.866.






















Fig. 12. Circuit diagram used in the experiment for feasibility testing of the
proposed three-phase inverter.
V. EXPERIMENTAL RESULTS
A mini laboratory prototype was set up to demonstrate the
proposed inverter. Fig. 11 shows a picture of the experiment
set up. The PV panel was replaced with a voltage source. Its
input voltage was set to 140V dc and the output currents were
controlled to have 1.77 A rms. For the sake of simplicity in
the feasibility test, the grid was replaced by a balanced star-
connected load ZL. The off-grid circuit diagram is shown in
Fig. 12. The load ZL can be chosen as resistive load RL or
inductive load which consists of a resistor RL and an inductor
LL in series. Because the circuit is now operating in off-grid
mode, the output filters Cf and Lf are removed. The pulsating
output currents are filtered by dc decoupling capacitors C1 and
C2 instead. The circuit parameters used in the experiment is
shown in Table III.
Fig. 13 shows the measured steady-state waveforms when
providing power to a balanced star-connected resistive load
ZL = RL. The output voltages contains switching ripples
due to operation of the boost converters. The dc decoupling
capacitors filtered most of the ripples and thus the output
currents became sinusoidal. It is noticed that the ripple in the
currents were much smaller than those in the voltages despite
the fact that the loads were only resistors. This was due to
TABLE III
CIRCUIT PARAMETERS USED IN EXPERIMENT
Symbol Meaning Value
Vo phase rms voltage 70.7 V
Io phase rms current 1.77 A
Vin input voltage 140 V
f line frequency 50 Hz
fsw switching frequency 20 kHz
Ldc dc inductors 0.5 mH
C1, C2 dc decoupling capacitors 1 µF
RL load resistors 40 Ω
LL load inductors 50 mH




S3 ∼ S14 SCT3040KL
the parasitic inductance in the loads. It can be seen that the
output voltages are in phase with the currents, and thus the
power factor is unity in this case. The input dc current was
constant but contained switching ripples. Its average value was
controlled to be 2.7 A, which was a little above the peak output
current of 2.5 A. It was the requirement for operating the boost
converters.
Fig. 14 shows the measured steady-state waveforms when
providing power to a balanced star-connected inductive load
ZL = RL+ jωLL. The output currents lagged the voltages by
21◦, and the power factor was 0.93. It can be seen that the
output voltages in case of non-unitary power factor operation
contains higher switching ripples compared to that in unitary
power factor operation. On the other hand, the output currents
contained almost no ripple due to the nature filtering capability
of the series inductor in the load. The input dc current and the
output currents were controlled to remain constant at 2.7 A
and 2.5 A peak, respectively. It can be seen that ripple in the
input dc current in this case was also higher compared to that
case of unitary power factor.
VI. CONCLUSION
This paper discussed a boost integrated three-phase solar
inverter using current unfolding method. The proposed circuit
acts as a current-source inverter and can provide non-unity
power factor with a lower limit of 0.866. The proposed
topology needs only two high-frequency switches while it
does not require large output ac inductors. It employs another
12 low-frequency switches for unfolding operation, but the
conduction loss can be optimized thanks to their negligible
switching losses. As a result, high efficiency and/or size
reduction in passive components could be achieved.
This paper also revealed that the commutation time in
switching transition of the unfolding operation can cause



























Fig. 13. Experimental waveforms of the proposed three-phase inverter under




























Fig. 14. Experimental waveforms of the proposed three-phase inverter under
0.93 power factor, supplying a balanced star-connected inductive load which
consists of 40-Ω resistor and 50-mH inductor in series.
an active damping method to suppress the oscillation and
overcome the difficulty. Simulation study presented stable
operation of the proposed inverter and proved the effectiveness
of the proposed active damping method in grid-connected
mode. Finally, an experimental verification in off-grid mode
was successfully carried out to confirm the feasibility of the
proposed inverter.
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